Lee S Cohen
Examiner (ID: 12445, Phone: (571)272-4763 , Office: P/3739 )
Most Active Art Unit | 3739 |
Art Unit(s) | 3794, 0, 3739, 3305, 3311, 3736 |
Total Applications | 3720 |
Issued Applications | 3004 |
Pending Applications | 173 |
Abandoned Applications | 507 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 4155002
[patent_doc_number] => 06031755
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-29
[patent_title] => 'Non-volatile semiconductor memory device and its testing method'
[patent_app_type] => 1
[patent_app_number] => 9/275806
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5029
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/031/06031755.pdf
[firstpage_image] =>[orig_patent_app_number] => 275806
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275806 | Non-volatile semiconductor memory device and its testing method | Mar 24, 1999 | Issued |
Array
(
[id] => 4155101
[patent_doc_number] => 06031762
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-29
[patent_title] => 'Non-volatile semiconductor memory'
[patent_app_type] => 1
[patent_app_number] => 9/276507
[patent_app_country] => US
[patent_app_date] => 1999-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4720
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/031/06031762.pdf
[firstpage_image] =>[orig_patent_app_number] => 276507
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/276507 | Non-volatile semiconductor memory | Mar 24, 1999 | Issued |
Array
(
[id] => 4096764
[patent_doc_number] => 06026022
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Nonvolatile semiconductor memory device'
[patent_app_type] => 1
[patent_app_number] => 9/271508
[patent_app_country] => US
[patent_app_date] => 1999-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 7857
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026022.pdf
[firstpage_image] =>[orig_patent_app_number] => 271508
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/271508 | Nonvolatile semiconductor memory device | Mar 17, 1999 | Issued |
Array
(
[id] => 4064892
[patent_doc_number] => 05969987
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-19
[patent_title] => 'Non-volatile electrically alterable semiconductor memory for analog and digital storage'
[patent_app_type] => 1
[patent_app_number] => 9/243566
[patent_app_country] => US
[patent_app_date] => 1999-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6730
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/969/05969987.pdf
[firstpage_image] =>[orig_patent_app_number] => 243566
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/243566 | Non-volatile electrically alterable semiconductor memory for analog and digital storage | Feb 2, 1999 | Issued |
Array
(
[id] => 4126814
[patent_doc_number] => 06046939
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-04-04
[patent_title] => 'Nonvolatile semiconductor memory with fast data programming and erasing function using ECC'
[patent_app_type] => 1
[patent_app_number] => 9/234848
[patent_app_country] => US
[patent_app_date] => 1999-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 8221
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 220
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/046/06046939.pdf
[firstpage_image] =>[orig_patent_app_number] => 234848
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/234848 | Nonvolatile semiconductor memory with fast data programming and erasing function using ECC | Jan 21, 1999 | Issued |
Array
(
[id] => 3925084
[patent_doc_number] => 06002612
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'Nonvolatile semiconductor memory with fast data programming and erasing function using ECC'
[patent_app_type] => 1
[patent_app_number] => 9/234834
[patent_app_country] => US
[patent_app_date] => 1999-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 13
[patent_no_of_words] => 8221
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/002/06002612.pdf
[firstpage_image] =>[orig_patent_app_number] => 234834
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/234834 | Nonvolatile semiconductor memory with fast data programming and erasing function using ECC | Jan 21, 1999 | Issued |
Array
(
[id] => 4096606
[patent_doc_number] => 06026012
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Dual port random access memory'
[patent_app_type] => 1
[patent_app_number] => 9/222008
[patent_app_country] => US
[patent_app_date] => 1998-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 1955
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026012.pdf
[firstpage_image] =>[orig_patent_app_number] => 222008
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/222008 | Dual port random access memory | Dec 29, 1998 | Issued |
Array
(
[id] => 4234098
[patent_doc_number] => 06011729
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-04
[patent_title] => 'Multilevel memory devices with multi-bit data latches'
[patent_app_type] => 1
[patent_app_number] => 9/215710
[patent_app_country] => US
[patent_app_date] => 1998-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3486
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/011/06011729.pdf
[firstpage_image] =>[orig_patent_app_number] => 215710
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/215710 | Multilevel memory devices with multi-bit data latches | Dec 17, 1998 | Issued |
Array
(
[id] => 4096974
[patent_doc_number] => 06026036
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-15
[patent_title] => 'Synchronous semiconductor memory device having set up time of external address signal reduced'
[patent_app_type] => 1
[patent_app_number] => 9/212308
[patent_app_country] => US
[patent_app_date] => 1998-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 4762
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/026/06026036.pdf
[firstpage_image] =>[orig_patent_app_number] => 212308
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/212308 | Synchronous semiconductor memory device having set up time of external address signal reduced | Dec 15, 1998 | Issued |
Array
(
[id] => 4230827
[patent_doc_number] => 06041016
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-21
[patent_title] => 'Optimizing page size in mixed memory array using address multiplexing'
[patent_app_type] => 1
[patent_app_number] => 9/205509
[patent_app_country] => US
[patent_app_date] => 1998-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3675
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/041/06041016.pdf
[firstpage_image] =>[orig_patent_app_number] => 205509
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/205509 | Optimizing page size in mixed memory array using address multiplexing | Dec 3, 1998 | Issued |
Array
(
[id] => 4197214
[patent_doc_number] => 06094382
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-07-25
[patent_title] => 'Integrated circuit memory devices with improved layout of fuse boxes and buses'
[patent_app_type] => 1
[patent_app_number] => 9/200008
[patent_app_country] => US
[patent_app_date] => 1998-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3745
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/094/06094382.pdf
[firstpage_image] =>[orig_patent_app_number] => 200008
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/200008 | Integrated circuit memory devices with improved layout of fuse boxes and buses | Nov 24, 1998 | Issued |
Array
(
[id] => 4144739
[patent_doc_number] => 06016275
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-18
[patent_title] => 'Flash memory wear leveling system and method'
[patent_app_type] => 1
[patent_app_number] => 9/185709
[patent_app_country] => US
[patent_app_date] => 1998-11-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2323
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/016/06016275.pdf
[firstpage_image] =>[orig_patent_app_number] => 185709
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/185709 | Flash memory wear leveling system and method | Nov 3, 1998 | Issued |
Array
(
[id] => 4233887
[patent_doc_number] => 06011715
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-04
[patent_title] => 'Method for multilevel programming of a nonvolatile memory, and a multilevel nonvolatile memory'
[patent_app_type] => 1
[patent_app_number] => 9/185906
[patent_app_country] => US
[patent_app_date] => 1998-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/011/06011715.pdf
[firstpage_image] =>[orig_patent_app_number] => 185906
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/185906 | Method for multilevel programming of a nonvolatile memory, and a multilevel nonvolatile memory | Nov 2, 1998 | Issued |
Array
(
[id] => 4012519
[patent_doc_number] => 05986964
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-16
[patent_title] => 'Semiconductor memory device consistently operating a plurality of memory cell arrays distributed in arrangement'
[patent_app_type] => 1
[patent_app_number] => 9/184010
[patent_app_country] => US
[patent_app_date] => 1998-11-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 8181
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/986/05986964.pdf
[firstpage_image] =>[orig_patent_app_number] => 184010
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/184010 | Semiconductor memory device consistently operating a plurality of memory cell arrays distributed in arrangement | Nov 1, 1998 | Issued |
Array
(
[id] => 4204680
[patent_doc_number] => 06044019
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-03-28
[patent_title] => 'Non-volatile memory with improved sensing and method therefor'
[patent_app_type] => 1
[patent_app_number] => 9/177809
[patent_app_country] => US
[patent_app_date] => 1998-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 24
[patent_no_of_words] => 8556
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 21
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/044/06044019.pdf
[firstpage_image] =>[orig_patent_app_number] => 177809
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/177809 | Non-volatile memory with improved sensing and method therefor | Oct 22, 1998 | Issued |
Array
(
[id] => 4196899
[patent_doc_number] => 06160729
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Associative memory and method for the operation thereof'
[patent_app_type] => 1
[patent_app_number] => 9/162608
[patent_app_country] => US
[patent_app_date] => 1998-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1608
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/160/06160729.pdf
[firstpage_image] =>[orig_patent_app_number] => 162608
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/162608 | Associative memory and method for the operation thereof | Sep 28, 1998 | Issued |
Array
(
[id] => 4194159
[patent_doc_number] => 06021087
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-01
[patent_title] => 'Dynamic logic memory addressing circuits, systems, and methods with decoder fan out greater than 2:1'
[patent_app_type] => 1
[patent_app_number] => 9/158709
[patent_app_country] => US
[patent_app_date] => 1998-09-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 19954
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 394
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/021/06021087.pdf
[firstpage_image] =>[orig_patent_app_number] => 158709
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/158709 | Dynamic logic memory addressing circuits, systems, and methods with decoder fan out greater than 2:1 | Sep 22, 1998 | Issued |
Array
(
[id] => 3960360
[patent_doc_number] => 05991205
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Method of erasing data in nonvolatile semiconductor memory devices'
[patent_app_type] => 1
[patent_app_number] => 9/153610
[patent_app_country] => US
[patent_app_date] => 1998-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3225
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/991/05991205.pdf
[firstpage_image] =>[orig_patent_app_number] => 153610
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/153610 | Method of erasing data in nonvolatile semiconductor memory devices | Sep 14, 1998 | Issued |
Array
(
[id] => 4086363
[patent_doc_number] => 05966336
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-12
[patent_title] => 'Semiconductor device having redundancy circuit'
[patent_app_type] => 1
[patent_app_number] => 9/144258
[patent_app_country] => US
[patent_app_date] => 1998-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 36
[patent_no_of_words] => 16806
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/966/05966336.pdf
[firstpage_image] =>[orig_patent_app_number] => 144258
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/144258 | Semiconductor device having redundancy circuit | Aug 30, 1998 | Issued |
Array
(
[id] => 3960431
[patent_doc_number] => 05991210
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-11-23
[patent_title] => 'Semiconductor integrated circuit'
[patent_app_type] => 1
[patent_app_number] => 9/138409
[patent_app_country] => US
[patent_app_date] => 1998-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 33
[patent_no_of_words] => 19527
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/991/05991210.pdf
[firstpage_image] =>[orig_patent_app_number] => 138409
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/138409 | Semiconductor integrated circuit | Aug 23, 1998 | Issued |