Method for depinning the fermi level of a semiconductor at an electrical junction and devices incorporating such junctions | Patent Application Number 14743916
14743916
Not Appealed
Patent NumberUS 09209261 B2
Publication NumberUS 20150287800 A1
Filled DateJun 18, 2015
Priority DateAug 12, 2002
Inventor/ApplicantsDaniel J. Connelly
Daniel E. Grupp
Daniel E. Grupp
ExaminesHARRISON, MONICA D
Art Unit2896
Technology Center2800
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramSee the invalidated claims, subscribe to our Concierge Program.
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.