Multiprocessor computer architecture incorporating a plurality of memory algorithm processors in the memory subsystem | Patent Number 06247110
US 06247110 NAFilled DateJan 12, 2000
Priority DateDec 17, 1997
Publication Date-
Expiration DateDec 17, 2017
Inventor/Applicants Jon M. Huppenthal
Paul A. Leskar
Paul A. Leskar
ExaminesFOLLANSBEE, JOHN A
Art Unit2154
Technology Center2100
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.