Method of forming cross strapped Vss layout for full CMOS SRAM cell | Patent Number 06417032

US 06417032 B1
Application Number9547235
Publication Number-
Pendency2 years, 2 months, 29 days
Filled DateApr 11, 2000
Priority DateApr 11, 2000
Publication Date-
Expiration DateApr 11, 2020
Inventor/ApplicantsJhon-Jhy Liaw
ExaminesLE, BAU T
Art Unit2818
Technology Center2800
Assignments
Taiwan Semiconductor Manufacturing Company
Current
Taiwan Semiconductor Manufacturing Company
Original
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.