Method and architecture for reducing the power consumption for memory devices in refresh operations | Patent Number 07057960

US 07057960 B1
Application Number10629667
Publication Number-
Pendency2 years, 10 months, 13 days
Filled DateJul 29, 2003
Priority DateMar 4, 2002
Publication Date-
Expiration DateMar 4, 2022
Inventor/ApplicantsDavid E. Chapman
Timothy E. Fiscus
Richard M. Parent
ExaminesMAI, SON LUU
Art Unit2827
Technology Center2800
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.