Gate with self-aligned ledge for enhancement mode GaN transistors | Patent Number 10312335
US 10312335 B2Filled DateJul 20, 2017
Priority DateApr 8, 2009
Publication DateNov 2, 2017
Expiration DateApr 7, 2029
Inventor/ApplicantsAlexander Lidow
Alana Nakata
Jianjun Cao
Alana Nakata
Jianjun Cao
ExaminesNIESZ, JAMIE C
Art Unit2822
Technology Center2800
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.