Method for providing clock-net aware dummy metal using dummy regions | Patent Publication Number 20050028121
US 20050028121 A1Patent NumberUS 07007259 B2
Application Number10632622
Filled DateJul 31, 2003
Priority DateJul 31, 2003
Publication DateFeb 3, 2005
Original AssigneeLsi Logic Corporation
Inventor/ApplicantsSanthanakrishnan Raman
Vikram Shrowty
Vikram Shrowty
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.