Power budgeting between a processing core, a graphics core, and a bus on an integrated circuit when a limit is reached | Patent Publication Number 20130159741

US 20130159741 A1
Patent NumberUS 08898494 B2
Application Number13398641
Filled DateFeb 16, 2012
Priority DateDec 15, 2011
Publication DateJun 20, 2013
Original AssigneeIntel Corporation
Current AssigneeDaedalus Prime Llc
Inventor/ApplicantsRussell J. Fenger
Travis T. Schluessler
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.