Memory module having an open-drain output pin for parity error in a first mode and for training sequences in a second mode | Patent Publication Number 20180293193

US 20180293193 A1
Patent NumberUS 10474595 B2
Application Number15857553
Filled DateDec 28, 2017
Priority DateJun 12, 2009
Publication DateOct 11, 2018
Original AssigneeNetlist
Current AssigneeNetlist
Inventor/ApplicantsHyun Lee
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.