Circuit and method for reducing power consumption in an instruction cache | Patent Application Number 9654811
9654811
Not Appealed
Inventor/ApplicantsSumant Ramprasad
Sameer I. Bidichandani
Sameer I. Bidichandani
ExaminesGOSSAGE, GLENN
Art Unit2187
Technology Center2100
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.