Memory interface system and method for reducing cycle time of sequential read and write accesses using separate address and data buses | Patent Number 07142477

US 07142477 B1
Application Number10871825
Publication Number-
Pendency2 years, 5 months, 13 days
Filled DateJun 18, 2004
Priority DateJun 18, 2004
Publication Date-
Expiration DateJun 18, 2024
Inventor/ApplicantsJoseph Tzou
Suresh Parameswaran
Thinh Tran
ExaminesNGUYEN, NAM THANH
Art Unit2824
Technology Center2800
Assignments
Infineon Technologies Ag
Current
Cypress SemiconductorInfineon Technologies Ag
Original
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
See the invalidated claims, subscribe to our Concierge Program.
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.