Asymmetric performance multicore architecture with same instruction set architecture | Patent Number 10049080
US 10049080 B2Filled DateFeb 13, 2017
Priority DateDec 22, 2011
Publication DateJun 1, 2017
Expiration DateDec 21, 2031
Inventor/ApplicantsSanjeev S. Jahagirdar
DEBORAH T. MARR
Deborah T. Marr
VARGHESE GEORGE
Varghese George
SANJEEV S. JAHAGIRDAR
DEBORAH T. MARR
Deborah T. Marr
VARGHESE GEORGE
Varghese George
SANJEEV S. JAHAGIRDAR
ExaminesCOLEMAN, ERIC
Art Unit2183
Technology Center2100
Law Firm
You must be logged in to view
LoginAttorneys
Subscription-Only
View Concierge ProgramEmpower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.