Asymmetric performance multicore architecture with same instruction set architecture | Patent Publication Number 20170154012

US 20170154012 A1
Patent NumberUS 10049080 B2
Application Number15431527
Filled DateFeb 13, 2017
Priority DateDec 22, 2011
Publication DateJun 1, 2017
Original AssigneeIntel Corporation
Current AssigneeDaedalus Prime Llc
Inventor/ApplicantsDEBORAH T. MARR
Sanjeev S. Jahagirdar
VARGHESE GEORGE
Deborah T. Marr
SANJEEV S. JAHAGIRDAR
Varghese George
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.