Memory having a dummy bitline for timing control | Patent Publication Number 20080205176
US 20080205176 A1Patent NumberUS 07746716 B2
Application Number11677808
Filled DateFeb 22, 2007
Priority DateFeb 22, 2007
Publication DateAug 28, 2008
Original AssigneeNxp Semiconductors
Current AssigneeMorgan Stanley Senior Funding Inc.
Inventor/ApplicantsGlenn E. Starnes
Lawrence F. Childs
Olga R. Lu
Mark W. Jetton
Lawrence F. Childs
Olga R. Lu
Mark W. Jetton
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.