Integrated circuit and associated layout with gate electrode level portion including at least two complimentary transistor forming linear conductive segments and at least one non-gate linear conductive segment | Patent Publication Number 20100011327

US 20100011327 A1
Patent NumberUS 07943966 B2
Application Number12561229
Filled DateSep 16, 2009
Priority DateMar 9, 2006
Publication DateJan 14, 2010
Original AssigneeRpx Corporation
Emerald Innovations
Current AssigneeAvidbank Corporate Finance
Inventor/ApplicantsScott T. Becker
Michael C. Smayling
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.