Semiconductor device with linearly restricted gate level region including two transistors of first type and two transistors of second type with offset gate contacts | Patent Application Number 12563076

12563076
Not Appealed
Patent NumberUS 08258547 B2
Publication NumberUS 20100011328 A1
Filled DateSep 18, 2009
Priority DateMar 9, 2006
Inventor/ApplicantsScott T. Becker
Michael C. Smayling
ExaminesHOANG, QUOC DINH
Art Unit2892
Technology Center2800
Assignments
Avidbank Corporate Finance
Current
Tela Innovations Inc.Emerald Innovations
Original
Rpx Corporation
Original
Law Firm
You must be logged in to view
Login
Attorneys
Subscription-Only
View Concierge Program
Patent Prosecution report image

Empower your practice with Patexia Publication Prosecution IP Module.

Get access to our exclusive rankings and unlock powerful data.
Check our Latest ReportPurchase IP Module

Looking for a Publication Attorney?

Get in touch with our team or create your account to start exploring a network of over 120K attorneys.