Method and apparatus for generating a variation-tolerant clock-tree for an integrated circuit chip | Patent Publication Number 20080168412
US 20080168412 A1Patent NumberUS 07546567 B2
Application Number11652302
Filled DateJan 10, 2007
Priority DateJan 10, 2007
Empower your practice with Patexia Publication Prosecution IP Module.
Get access to our exclusive rankings and unlock powerful data.
Looking for a Publication Attorney?
Get in touch with our team or create your account to start exploring a
network of over 120K attorneys.